International Journal of Academic Research and Development

ISSN: 2455-4197

Vol. 1, Issue 2 (2016)

Layout designing of full adder with minimum number of transistors using 32nm CMOS technology

Author(s): Rita Rani
Abstract: Full Adders are the basic and very important component of every circuit and microprocessors. In this paper an efficient and new way of designing the full adders is proposed. Full adder is designed so as to reduce the power consumption and the chip area occupied by it. The proposed design uses 8 Transistors. It is fulfilled by using 2 XNOR (3T+3T) gates and one 2X1 MUX (2T). There are two layouts which have been discussed in this paper. One is auto generated layout and another is customized layout. Both the layouts are compared by taking different parameters like Surf area, power consumption and delay.
Pages: 72-76  |  2307 Views  1764 Downloads
download hardcopy binder
library subscription